

New Control Approach for D- STATCOM

¹Shukla Darshan H., ²Panchal Nilam B.

¹Student , ²Asst.Professor.

¹Electrical Dept, Kalol Institute Of Technology & Research Center, Kalol, India

²Electrical Dept, Kalol Institute Of Technology & Research Center, Kalol, India

¹d.darshan2@gmail.com, ²nilam_b2211@yahoo.com

Abstract— In distribution side the D-STATCOM gives good power quality response. The D-STATCOM operate VSI and energy storing device, the conventional topology can compensated reactive power from the line but the rating of storage device is increased. So in this topology if we used some arrangement/connection of small dc link capacitor then we can reduces the size of VSI and also dc-link voltage without compromising it's compensation. In this paper the proposed method use to reduces the rating of VSI and dc-link voltage by some arrangement of small dc-link capacitor. This topology verify by simulation using MATLAB environment.

Index Terms— Introduction, Design, Simulation, Conclusion

I. INTRODUCTION

In modern life the quality of electrical power is first preferences, every consumer wants electricity with quality. Now a days industries are spared within a small year, and the process of manufacturing also increases. Although in industries modern devices are used which can consume minimum time of production and increase the profit margin.

But that devices consist of static switching devices which have high ratio to produces unwanted condition in power quality, which can we say power quality problem like Sag, Swell etc. In distribution side FACT's devices are used is called custom power device, which can give the quality of power at distribution side and satisfied the customers power quality need. In distribution side D-STATCOM(Distribution STATCOM) can give good response. Its working depends upon the VSC and storing devices connecting with it. But the rating of VSI become a bulky for it storing device to compensated the reactive power of the line, because the voltage of dc-link capacitor is $\sqrt{6}$ times of it's system voltage[1].

In this paper we compensate the reactive power of system by proposed method of D-STATCOM, In this proposed method some arrangement /connection of small capacitor which can reduces the dc-link voltage rating without compromising its compensation of reactive power of line. By using this we reduce the rating of VSI and dc- link capacitor. The proposed method is verify by using MATLAB software.

II. D-STATCOM OPERATION

D-STATCOM (Distribution STATCOM) is used to improve the power quality at distribution side. This devices can able to absorb as well as generate the reactive power against variation of load. This device consist of VSI, Storing devices(dc-storing capacitor),coupling transformer etc. This are main parts of D-STATCOM connected in shunt mode to main line shown in fig (1) . Here I_a, I_b, I_c are source current and I_a', I_b', I_c' are load current and I_{fa}, I_{fb}, I_{fc} are compensating current of D-STATCOM.




Fig 1. Configuration of D-STATCOM

The operation of D-STATCOM depends the capacity of dc storing device. It work against the voltage variation at PCC. If the voltage at source side V_s grater then Load voltage V_r then it absorb the reactive power and if V_s is less then load voltage V_r then it generate reactive power.

$V_s > V_r$ (It absorb reactive power)

$V_s < V_r$ (It supply reactive power)

The reactive power generation by using VSI which triggering by control system of its gate pulse. In control system the PWM technique is used to give a gate pulse to VSI, This technique is more efficient than another control method. In VSI mostly IGBT static semiconductor devices which have low switching losses. Generally D-STATCOM devices is used for non-stiff source, non-stiff source means a sub-station which provide the electricity at remote area have some distance to load.

III. CALCULATION OF D-STATCOM COMPONENT

The components of D-STATCOM like:

- VSI(Voltage Source Inverter)
- Dc-Link Capacitor
- Filter
- Coupling Transformer

The calculation is as follow :

A. DC CAPACITOR VOLTAGE

Here first we calculate dc voltage V_{dc} of VSI [2].The DC Capacitor voltage should be greater than phase voltage of system The dc voltage is calculated by following equation.

$$V_{dc} = \frac{2\sqrt{2}V_{LL}}{\sqrt{3}m} \quad \text{Eqn. 1.}$$

Where V_{LL} is line to line voltage of a D-STATCOM, m is a modulation index , V_{dc} is a dc link voltage.

B.DC BUS CAPACITOR

The value of DC bus capacitor value depends upon instantaneous energy available at D-STATCOM during transient. [2]. The value of this capacitor is calculated.

$$\frac{1}{2} C_{dc} [(V_{dc}^2)-(V_{dc1})^2] = 3V(\alpha I)t \quad \text{Eqn. 2.}$$

Where C_{dc} is value of capacitor V_{dc} and V_{dc1} are references voltage and minimum voltage of dc bus, V is a phase voltage, I phase current, t is time by which dc bus voltage is recovered and α overloading factor,

C.INDUCTOR

The value of inductor can be calculated the following equation, the value of [2] inductor depends upon current ripple ,switching frequency and dc bus voltage

$$L_f = \frac{\sqrt{3}mV_{dc}}{12 \alpha f_s i_{cr(p-p)}} \quad \text{Eqn. 3.}$$

D.RIPPLE FILTER

Here the ripple filter the series capacitor is connected in series with inductor the [2] value is taken in this paper is depends upon the filter out high frequency noise. If we take line has low impedance 8.1ohm then take $C_f = 5\mu F$ if high frequency noise is 5kHz.where C_f is series capacitor.

The whole diagram of D-STATCOM with all component are shown in fig 2.




Fig 2. D-STATCOM Compensation System

IV. CONTROL STRATEGY

The control strategy used to control the gate pulse system of VSI can be control using following control strategy. [3]

- Phase shift control
- Decoupled Current Control(p-q theory)
- Regulation of ac bus and dc link voltage
- Synchronous Reference Frame Method(SRF)
- ADALINE based control method

In this paper use a SRF method. This method can able to control reactive power and active power separately by using Clark’s and Park’s transformation.

$$\begin{bmatrix} I_0 \\ I\alpha \\ I\beta \end{bmatrix} = \frac{1}{\sqrt{3}} \begin{bmatrix} 1 & 1 & 1 \\ 1 & -1/2 & -1/2 \\ 0 & \sqrt{3}/2 & -\sqrt{3}/2 \end{bmatrix} \begin{bmatrix} I_a \\ I_b \\ I_c \end{bmatrix} \quad \text{Eqn. 4}$$

Clark’s transformation

$$\begin{bmatrix} Id \\ Iq \end{bmatrix} = \begin{bmatrix} \sin \theta & \cos \theta \\ \cos \theta & -\sin \theta \end{bmatrix} \begin{bmatrix} I\alpha \\ I\beta \end{bmatrix} \quad \text{Eqn.5}$$

Park’s Transformation

In this control strategy first convert the current of PCC I_a, I_b, I_c into I_d, I_q , by using dq0 theory, then after compare this with reference I_d^*, I_q^* and then again convert it into I_d, I_q, I_0 into I_a, I_b, I_c by using invers Park’s transformation and then give that signal to PWM which generate the pulses for VSI, the whole system configuration is given in fig(3). The references value should get by using PI controller. The reference value of I_d and I_q are indicated by I_d^* and I_q^* . The I_d^* can get from dc-link voltage by comparing reference value, and I_q^* get by RMS value of current and comparing it with reference value,




Fig 3. Control Strategy

V. PROPOSED CONTROL SYSTEM

In this paper the proposed method is implemented within VSI’s dc-link capacitor of D-STATCOM, The design of VSI’s dc-link capacitor is most important part if the value of dc-link value is not sufficient then working of VSI is not faithfully,

In conventional topology there is one capacitor is used which rating is somewhat higher another topology which used two capacitor[4], which can reduce the size of dc-link voltage of capacitor, In this topology if we used the arrangement /connection of small capacitor then can reduce the size of VSI and dc-link voltage without compromising it’s compensation. The arrangement shown in fig 4 .




Fig 4. Proposed Strategy

The whole proposed Diagram is shown in fig 5.




Fig 5. Proposed Method System

VI. HOW IT REDUCE THE SIZE OF CAPACITOR

If we compare it with stored energy equation:-

$$\frac{1}{2} CV^2 = \frac{1}{2} C_{eq} V^2 \quad \text{Eqn 6.}$$

If Suppose $C_{eq} = C\Delta$

$$\text{Where } C\Delta = \frac{C_{AB} + C_{BC} * C_{CA}}{C_{BC} + C_{CA}} \quad \text{Eqn.7}$$

So put that value in equation We get

$$C\Delta = \frac{2}{3} C \quad \text{Eqn 8}$$

And that will apply to find the Vdc

So,

$$\frac{1}{2} C\Delta [V_{dc}^2 - V_{dc1}^2] = P(\text{inverter}) \quad \text{Eqn.9}$$

$$\frac{1}{2} C\Delta [V_{dc}^2 - V_{dc1}^2] = 3 * V * I * \alpha * t [2] \quad \text{Eqn.10}$$

Where V=System line Voltage

I= Line Current

α =Overloading Factor

t= Time Period of Switching

From put Eqn (8) into eqn (10) we get

$$\frac{1}{3} C [V_{dc}^2 - V_{dc1}^2] = 3 * V * I * \alpha * t \quad \text{Eqn.11}$$

VII. MATHEMATICAL MODEL OF PROPOSED METHOD:-

The single line diagram of system shown in fig 6.




Fig 6. Mathematical Model

From above single line diagram can be reduced by using eqn.(8) we can draw the equivalent as shown in fig 7.




Fig 7. Equivalent Circuit

From above figure we want to make state-space analysis then if we apply KVL then the equation is written

Loop-1
 $(V_s - V_{dc}) - V_t = I_1(R_s + R_f) + (L_s + L_f) \frac{dI_1}{dt} - R_f I_2 - L_f \frac{dI_2}{dt} + V_{cf}$ Eqn 12.

Loop-2
 $V_t - V_{dc}(ab) = I_2(R_f + R_l) + (L_f + L_l) \frac{dI_2}{dt} + V_{cf}$ Eqn 13.

Solving equation (12) & (13) we get the state space analysis by applying

$$X' = Ax + Bu$$
 Eqn 14.

Here $X_1 = I_1, X_1' = dI_1/dt, X_2 = I_2, X_2' = dI_2/dt, X_3 = V_{cf} = 1/C \int i_2 dt$

If taken a source side then the state variable become

$$\begin{bmatrix} X_1' \\ X_2' \\ X_3' \end{bmatrix} = \begin{bmatrix} (R_s + R_f) & (L_s + L_f) & 0 \\ 0 & -R_f & 0 \\ 0 & 1 & 1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} (V_s - V_{dc}) - V_t \\ 0 \\ 0 \end{bmatrix} u$$
 Eqn 15.

If take a load side then the State space is become

$$\begin{bmatrix} X_1' \\ X_2' \\ X_3' \end{bmatrix} = \begin{bmatrix} 0 & (R_f + R_l) & 0 \\ 0 & 0 & (L_f + L_l) \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \\ x_3 \end{bmatrix} + \begin{bmatrix} (V_t - V_{dc}(ab)) \\ 0 \\ 0 \end{bmatrix} u$$
 Eqn 16.

VIII. SIMULATION WORK

Here to verify the topology the data of a system is give below here the load non-linear just like rectifier.

System Parameters		
Sr.	Details	Ratings
1.	Line Voltage	440
2.	Line Impedance	R=1Ω L=0.034 mH per line
3.	Linear Load	R=34Ω L=0.154H R= 81Ω L=0.125H R=31.5Ω L=0.22H
4.	Non-Linear Load	10kw 100VArRectifier

IX. SIMULATION :-




Fig 8. Simulation Diagram

X.SIMULATION RESULT




Fig 9. Without Compensation Source Voltage




Fig 10. Without Compensation Current .

Now we observe the result by compensating using conventional method in fig 11a,11b.




Fig.11a. Compensated voltage of system by using conventional method




Fig 11b. Compensated Current of system by using conventional method

Now the result of proposed method in fig 12a,12b




Fig12a. Compensated Voltage of system by using proposed method




Fig 12b. .Compensated Current of system by using proposed method

The THD by all above method is given table :-

	THD(%)		
	<i>Without Compensation</i>	<i>Conventional Method</i>	<i>Proposed Methods</i>
Isa	9.57	8.00	5.00
Isb	9.74	8.00	6.00
Isc	11.21	6.00	4.00
Vsa	18.00	10.00	8.00
Vsb	18.30	12.00	8.00
Vsc	19.00	14.00	10.00

This also analyses by observing Chart of THD of system current




Fig 13. Chart of system current %THD




Fig 14. Chart of system Voltage %THD

XI. CONCLUSION :-

From the above method we can conclude that the system voltage and current harmonic can be reduces and also reduces the size of VSI and dc-link capacitor. This proposed method we can verify that if we make arrangement of small rating capacitor of dc-link of D-STATCOM then we can also compensated the system voltage and current of non-linear load. The is shown by using MATLAB environment.

XII. REFERENCES :-

- [1] IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 27, NO. 3, MARCH 2012 A DSTATCOM Topology With Reduced DC-Link Voltage Rating for Load Compensation With Nonstiff Source, Srinivas Bhaskar Karanki, Nagesh Geddada, *Student Member, IEEE*, Mahesh K. Mishra, *Senior Member, IEEE*, and B. Kalyan Kumar, *Member, IEEE*
- [2] International Journal of Advances in Engineering & Technology, Jan 2012. A ZIGZAG-DELTA PHASE-SHIFTING TRANSFORMER AND THREE-LEG VSC BASED DSTATCOM FOR POWER QUALITY IMPROVEMENT R.Revathi¹ and J.Ramprabu² ¹PG Student, Department of Electrical and Electronics Engineering, Kumaraguru College of Technology, Coimbatore-641 049, India ²Assistant Professor, Department of Electrical and Electronics Engineering, Kumaraguru College of Technology, Coimbatore-641 049, India
- [3] Power Quality Improvement by using DSTATCOM P. Bapaiah
- [4] IEEE TRANSACTIONS ON POWER ELECTRONICS, A Modified DSTATCOM Topology with Reduced VSI Rating, DC Link Voltage, and Filter Size Chandan Kumar*, Mahesh K. Mishra**, *Senior Member, IEEE* Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India *Corresponding Author: Tel.:+91 44 2575459; Fax:+91 44 22574402; E-mail: chandan3107@gmail.com **E-mail: mahesh@ee.iitm.ac.in
- [5] INTERNATIONAL CONFERENCE ON “CONTROL, AUTOMATION, COMMUNICATION AND ENERGY CONSERVATION-2009, 4th-6th June 2009, Analysis of DSTATCOM with BESS for Mitigation of Flicker Vasudeo Virulkar Student Member, IEEE and Mohan Aware.
- [6] 300 kW Battery Energy Storage System Using an IGBT Converter I. Papie, Associate Member, IEEE, A. Krajnc D. Povh, Fellow, IEEE, T. Schultheis, P. hnko, Member, IEEE TAB Meica M. Weinhold, Member, IEEE, Faculty of Electrical Engineering MeZica, Slovenia R. Zurowski, University of Ljubljana Siemens AG, EV NP Ljubljana, Slovenia Erlangen, Germany

