

Automatic Code Optimization of Application Programs to Improve Performance of on Chip Cache in Multi-Core Systems

¹Narendrasinh V. Limbad, ²Dr.S.M.Shah

¹ME scholar, ²Professor

Computer Science and Engineering Department
Government Engineering college, Sec-28, Gandhinagar
Gandhinagar, India

¹limbad.narendra09@gmail.com, ²Sanjay_shah_r@yahoo.com

Abstract - The purpose of this paper is to propose code transformation techniques on the application program subjected to multi-core system (especially data and loop intensive application). So that the performance of the on-chip shared cache can be improved by converting the successive reuses of the same data elements by several computations (iterations) of loop nest into data locality. In this thesis we will propose the code mapping strategy to map the loop iterations to the several computing cores in such a way that each iteration pair are mapped to the cores which are having shared cache between them. So that successive reuses by these iterations of the loop nest can have the data locality. Our mapping strategy ensures that if two iteration are have very frequent data sharing then they should be mapped to the cores which are sharing their cache at the higher level in the hierarchy (means, the layers close to the cores) so data access latency can be minimized. Here our mapping strategy also considers the physical organization of the target multi-core machine. We also proposing customised scheduling strategy that will schedule the iterations mapped on each core. As mapping ensures only the placement of the iterations to the cores that are having the shared cache at any level in the hierarchy, this does not guarantee that iterations which shares the data will found that data to be shared when reuse actually takes place. It's the execution order (schedule) of the iterations within the iteration set mapped to particular core will guarantee that if two iteration are having shared data access between them, they use that data in closer proximity (means scheduling strategy specifies the execution order of each iterations assigned to particular core). So that the successive access can find that sharable data in cached.

I. INTRODUCTION

There are very less research done towards cache optimization for multi-core systems[1][2]. Most of the code transformation schemes[3][6] proposed till now is intended for single core machine. Such optimization is nothing but keeping the most frequent data items (code fragments) local to the cache which is closer to the computing core. But in the case of multi-core architectures cache optimization is quite complicated as there is need of sharing of cache at various levels between the several cores. For this reason we need sophisticated scheme of mapping and scheduling of application programs to different cores by taking into account synchronization and data dependency issues.

Hence, our motive and goal is to develop the mathematical framework that illustrates cache mapping and scheduling strategies which ultimately improves cache performance in multi-core systems. And this mathematical model can be integrated with several major common compiler optimizations during compiler construction.

II. OVERVIEW OF THE APPROACH

For our loop intensive code, we apply our cache topology-aware code transformation scheme[5], which consists of two steps, namely, mapping and scheduling. Mapping determines how loop iterations are distributed across the cores, while scheduling decides the execution order of loop iterations assigned to each core. Both these steps take into account intra-core and inter-core data access and reuse patterns as well as the on-chip cache hierarchy of the target multi-core architecture.

In particular, the mapping component further contains two sub-steps: iteration-to-virtual core mapping and virtual core-to-physical core mapping. The former one employs a concept of virtual cores to represent a "virtual architecture" that has the same number of levels of caches as the target (physical) architecture, but infinite number of cores and cache components at each level, and determines an iteration to- core mapping such that data reuses with different reuse distances (represented by reuse vectors in our work) can be exploited at different layers of the cache hierarchy. The core idea behind this step is that, data reuses with shorter reuse distances[4] should be exploited in the higher level caches that have faster accesses, as they exhibiting more frequently during program execution and usually take place in a shorter period of time, whereas data reuses with longer reuse distances can be exploited in the lower levels of caches that have larger capacities.

Once the iteration-to-virtual core mapping is done, the second sub-step employs a folding function to map infinite virtual cores to limited physical cores by considering the data dependences across the cores. As a result, a loop nest is parallelized. After computation-to-core mapping, the scheduling component takes the iterations assigned to physical cores and determines an execution order for them, with the goal of tuning the timing of data sharing (reuse) among the cores so that data reuse can be

converted into locality during program execution. Both our mapping and scheduling strategies are formulated and implemented in a linear algebraic framework.




Figure 1: Mapping and Scheduling approach for Loop nest[5].

Few Code Mapping Related Abstractions

Iteration Vector: For 1-level loop nest, we will represent every loop iterations in the form of vector of 1-dimension. This creates 1-dimensional vector space[7]. And dimension within the iteration vector can take the values from L_b to U_b (where L_b and U_b are Lower bound and Upper bound of the loop iterations). For example, we can represent iteration I of 1-dimensional loop nest as iteration vector $I = (i_0, i_1, i_2, \dots, i_{l-1})^T$.

Reuse Vector: We describes reuse vector for every pair of iterations which are involved in data sharing (reuse). These reuse vectors describe that how frequently and in which pattern the data get reused between pair of iterations. Reuse vector is obtained from subtracting given pair of iteration vectors. Means if I_1 and I_2 are two iteration vectors representing a given iteration then *Reuse vector*[5][8] $r = I_2 - I_1$ (provided that I_2 is lexicographically greater than I_1).

Reuse vector is the primary abstraction used for data locality optimization. For a given loop nest, we use $R = (r_1, r_2, r_3, \dots, r_{q-1})$, called the reuse matrix of q different reuse vectors, to represent all its reuse vectors, where each column r_i is a reuse vector identified in this loop nest. Clearly, from a performance point of view, we expect smaller reuse vector than a larger one (in a lexicographic sense on their absolute values). This is because small reuse vectors indicate shorter reuse distances, which means we have higher chances for catching the reused data in the cache.

Core Vectors: We represent every core in our multi-core architecture by a vector called Core Vector[5] to tag each core with multiple levels of caches. We represent each core using a vector that is composed of the core ID followed by IDs of all the caches it accesses in a top-down order (i.e., from the fastest/smallest cache to the slowest/largest). For example, in figure 1.1(c) the core vectors for core 0 and core 1 are $c_0 = (0, 0, 0, 0)^T$ and $c_1 = (1, 1, 0, 0)^T$, respectively. If an architecture has s levels in its cache hierarchy (including cores as a separate layer), the core vector for core k ($0 \leq k < n$), where n is the total number of cores, would be $c_k = (c_{k0}, c_{k1}, \dots, c_{ks-1})^T$, where c_{k0} is the ID of core k and c_{k1}, \dots, c_{ks-1} are IDs of the caches that core k accesses at each level.

The motivation behind the use of core vectors is that, when two iterations (or threads or computations) are assigned to two cores with core vectors c_i and c_j ($0 \leq i, j < n$), respectively, by comparing the two core vectors, one can determine how these two iterations share cores and caches at different layers of a hierarchy, and therefore further decide whether the data reuse between these two iterations could potentially be exploited in the cache hierarchy, and if so, at what level. For example, if two iterations are mapped to two cores c_0 and c_1 in Figure 1.1(c) with core vectors $(0, 0, 0, 0)^T$ and $(1, 1, 0, 0)^T$, the data reuse between these two iterations can be exploited in the L2 and L3 caches connected to these two cores, since the two core vectors have the same L2 and L3 IDs. As another example, if two iterations are mapped to two cores c_0 and c_4 that have core vectors $(0, 0, 0, 0)^T$ and $(4, 4, 2, 1)^T$, the data reuse between these two iterations cannot be exploited in any cache in the hierarchy, since the two core vectors have no common entries, which means the corresponding two cores do not share cache at all.

Core Difference Vector: It defines the sharing patterns of computations (iterations) mapped to two cores. Let c_i & c_j be two core vectors where $0 \leq i, j < n$; and n is total number of cores and s is total number levels in cache hierarchy then the core difference vector[5] $d_{i,j}$ is defined as, $d_{i,j} = (d_0, d_1, \dots, d_{s-1})^T$ where d_t ($0 \leq t < s$) is calculated as,

$$d_t = \begin{cases} 0 & \text{if } c_{i,t} = c_{j,t}; \\ 1 & \text{otherwise;} \end{cases}$$

Here, our cache hierarchy in multi-core systems are of 'tree-like' structure where main memory stays at the root, caches at various levels as internal nodes and cores as leaves of the tree structure. Therefore, if entry t in core difference vector contains 0 then all remaining entries (means, $t+1, t+2, \dots, ts-1$) are 0.

Significance of virtual core

In, our core vector space there are certain points like (0,0,0,1)^T is not the valid core vector. Hence, our core space is not continuous. To determine the proper mapping of iterations to the physical cores we uses continuous core space as our mapping matrix will map the iterations to virtual core space and then the folding function map the multiple virtual core from the core space to the fewer physical cores. As a result, a virtual architecture has a general “graph-like” structure; and any “tree-like” on-chip hierarchy can be considered as a special case of this virtual architecture. Virtual cores serve two purposes in our approach. Firstly, they provide a continuous linear space for applying parallelization/ mapping, which makes our approach easier to formulate. If virtual cores were not there, in our mathematical formulations (explained later), we would have to deal with constant bounds (e.g., number of cores), which would make implementation harder. Secondly, once we determine our mapping matrix for a virtual architecture (i.e., in terms of virtual core vectors), we can use them for any physical architecture that fits the template and customize only the folding function for each physical architecture.

III. CODE MAPPING PROCESS

Iteration to Virtual core mapping

To map every iterations of given loop nest having *l* - levels to virtual core architecture having *s* – layers there is need of mapping matrix. If two iterations *I1* and *I2* exhibit a data reuse between them with the reuse vector say *r* = *I2* – *I1* (assuming *I1* is lexicographically lower than *I2*) at layer - *k* in the hierarchy then we should map these two iterations to the cores *c_i* and *c_j* such that their core difference vector becomes,

$$d_{i,j} = \begin{matrix} \xleftrightarrow{\text{s-entries}} \\ (1,1,1,1,1,\dots,0,0,0)^T \\ \xleftrightarrow{\text{k-entries}} \end{matrix}$$

Means, two core vectors should have the shared cache at level- *k*; so that the data reuse get converted into locality.

Further, we can represent the core difference vector in terms of dot product of mapping matrix *M* and reuse vector *r* as,

$$M \cdot r = \begin{matrix} \xleftrightarrow{\text{s-entries}} \\ (1,1,1,1,1,\dots,0,0,0)^T \\ \xleftrightarrow{\text{k-entries}} \end{matrix}$$

Same for dependence vector *d* as,

$$M \cdot d = \begin{matrix} \xleftrightarrow{\text{s-entries}} \\ (0,0,0,0,0,0)^T \end{matrix}$$

Here, our goal is to exploit the frequent data reuses at higher level in the hierarchy to reduce Average access latency.

Therefore, for given *q* reuse vectors we can have reuse Matrix *R* = (*r*₀,*r*₁,*r*₂,...,*r*_{*q*-1}) where *r*₀,*r*₁...*r*_{*q*-1} are the reuse vectors. Now, first we sort these reuse vectors in the ascending order of their reuse distance. And then divide them into groups *g_i* (0 ≤ *I* < *s*) according to separator vectors *a_i* (0 ≤ *I* < *s*-1) (The calculation of *a_i* is based on the capacity of the cache at level - *i*). And finally map them to the different layers in cache hierarchy by determining proper mapping Matrix *M* given by *M* = (*m*₀, *m*₁, *m*₂, ..., *m*_{*s*-1})^T where, *m_i* (0 ≤ *I* < *s*) are row vectors.

Equation (1) and (2) represents the iteration – physical core mapping as their RHS is the format for physical core difference vector. We know that if the entry numbered *k* in core difference vector is 0 then entries followed by *k* also 0. But, our virtual architecture is ‘Graph-like’ structure there may any number of arbitrary connections between the layers of cache hierarchy. For our iteration – virtual core mapping only entry numbered *k* should be 0.

So, we have


$$M \cdot u = (x,x,x,x,0,x,x,x)^T \text{ where, } u \text{ is reuse vector or dependence vector}$$

In, our mapping Matrix *M* = (*m*₀, *m*₁, *m*₂, ..., *m*_{*s*-1})^T where, *m_i* (0 ≤ *I* < *s*) are row vectors. We have *m*₀.*d* = 0 if we want to map the iterations having the certain dependencies represented by *d* on the same core at layer 0 (core layer). And same way *m_k*.*r* = 0 if we want to exploit the data reuse at layer *k* (Where *r* is in group *g_k*).

Determining Row vectors:

To determine the row vectors *m*₀ to *m_k* for our mapping matrix we will divide them in two groups *m*₀ and *m_k* where, 1 ≤ *k* < *s* (we also take *s'* = min(*l*, *s*) in place of *s* for optimization purpose)

Here, *m_k*.*I* ≥ 0 (legality constraint) for every *k* to ensure valid mapping of *I* to virtual core space.



Determine m0:

We know $m0.d = 0$ to map the pair involved in data dependency on the same core.

Here to determine $m0$ we need $(l-1)$ linearly independent dependence vectors where l is number of levels in loop nest. Since, there may be more than $(l-1)$ dependence vectors we will choose lexicographically smallest ones. And then determine $m0$ by following equality constraint:

$$m0.d1 = 0; m0.d2 = 0; \dots; m0.dl-1 = 0; \quad (3)$$

And for the reuse vectors not used in equality (3) we have locality constraint,

$$|m0.r| \leq q0 \quad (4)$$

To ensure that even though two iterations having dependencies are not mapped to the same cores. We will try to minimize the distance between two different core by minimizing the value of $q0$ (calculation of $q0$ is based on Fourier Motzkin Elimination[9])

Determine mk:

It is same as case – 1 we will choose $(l-1)$ linearly independent reuse vectors from group gk (lexicographically smallest). Then apply following equality Constraint to derive mk :

$$mk.r1 = 0; mk.r2 = 0; mk.r3 = 0; \dots mk.rl-1 = 0; \quad (5)$$

And same way for the rest of the reuse vectors which are not selected in equation (5) we have

$$|mk.r| \leq qk \quad (6)$$

IV. VIRTUAL CORE TO PHYSICAL MAPPING

After the determination of mapping matrix $M = (m0, m1, m2, \dots, ms-1)^T$. We determine the folding function $F = (f0, f1, f2, \dots, fs-1)$ where, s is total number of cache levels; to map each virtual cores to the fewer physical cores.

V. CONCLUSION

In this report literature we have described the code mapping and approach for loop intensive applications in linear algebraic framework. The goal of this paper is to improve the performance of the on-chip cache hierarchy of Multi-core systems by adopting the novel code mapping approach to map and schedule the loop iterations of the given loop nest having data reuses and data dependencies among them so that we can maximize sharing of data and minimize the interferences. Our approach can be used as a code optimization mechanism with the other code transformation techniques in compiler construction of multi threaded applications intended to run on multi-core platforms.

REFERENCES

- [1] Jernej Barbic "Multi-core architectures" 15-213, Spring 2007 May 3, 2007.
- [2] A. Vajda, Programming Many-Core Chips, DOI 10.1007/978-1-4419-9739-5_2, © Springer Science+Business Media, LLC 2011.
- [3] Neungsoo Park, Bo Hong, and Viktor K. Prasanna, "Tiling, Block Data Layout, and Memory Hierarchy Performance" IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, VOL. 14, NO. 7, JULY 2003.
- [4] Meng-Ju Wu and Donald Yeung, University of Maryland Technical Report UMIACS-TR-2012-01 "Understanding Multicore Cache Behavior of Loop-based Parallel Programs via Reuse Distance Analysis"
- [5] Wei Ding Yuanrui Zhang Mahmut Kandemir Jithendra Srinivas Praveen Yedlapalli, "Locality-Aware Mapping and Scheduling for Multicores" CGO '13 23-27 February 2013, Shenzhen China.
- [6] Micahel E. Wolf and Monica S. Lam, "A Loop Transformation Theory and an Algorithm to Maximize Parallelism" IEEE Transaction on Parallel and Distributed Systems, Vol-2 No.-4, October 1991.
- [7] J.A.B Fortes and D.I. Moldovan, "Parallelism detections and Transformation techniques useful for VLSI Algorithms" J. Parallel Distributed Comput. Vol-2, pp.-277 – 301, 1985.
- [8] M. Wolf and M. Lam. "A data locality optimizing algorithm" PLDI, 1991.
- [9] A. Schrijver. Theory of linear and integer programming. John Wiley & Sons, Inc., New York, NY, USA, 1996.